Research

VSLI costs of arithmetic parallelism: A residue reverse conversion perspective


Reference:

Bhardwaj, M., Srikanthan, T. and Clarke, C. T., 1999. VSLI costs of arithmetic parallelism: A residue reverse conversion perspective. In: 14th IEEE Symposium on Computer Arithmetic, 1999-04-14 - 1999-04-16, Adelaide.

Related documents:

This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below.

Details

Item Type Conference or Workshop Items (Paper)
CreatorsBhardwaj, M., Srikanthan, T. and Clarke, C. T.
DepartmentsFaculty of Engineering & Design > Electronic & Electrical Engineering
RefereedYes
StatusPublished
ID Code15548

Export

Actions (login required)

View Item