Signal processing for velocity selective recording systems using analogue delay lines
Rieger, R., Taylor, J. and Clarke, C., 2012. Signal processing for velocity selective recording systems using analogue delay lines. In: 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012, 2012-05-20 - 2012-05-23, Seoul, Korea (South).
Related documents:This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below. (Contact Author)
This paper describes improvements to the technique of velocity selective recording (VSR) in which multiple neural signals are matched and summed to identify excited axon populations in terms of velocity. The signals are acquired using a multi-electrode cuff (MEC) which is now available as a component for use in implantable neuroprostheses. The improvements outlined in the paper involve the replacement of the digital signal processing stages of a standard delay-matched VSR system with analogue delay lines which promise significant savings in both size and power consumption. These are crucial metrics for an implanted device. Preliminary simulations are provided.
|Item Type||Conference or Workshop Items (Paper)|
|Creators||Rieger, R., Taylor, J. and Clarke, C.|
|Departments||Faculty of Engineering & Design > Electronic & Electrical Engineering|
|Research Centres||Centre for Advanced Sensor Technologies (CAST)|
Actions (login required)