Research

Profile directed instruction cache tuning for embedded systems


Reference:

Vivekanandarajah, K., Srikanthan, T. and Clarke, C. T., 2006. Profile directed instruction cache tuning for embedded systems. In: IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, 2006-03-02 - 2006-03-03, Karlsruhe.

Related documents:

This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below.

Official URL:

http://dx.doi.org/10.1109/ISVLSI.2006.75

Abstract

Cache memories improve the performance due to the locality found within the loops of application. Because these loop characteristics are application dependent, the optimal cache hierarchy for performance and energy saving is also application dependent. Traditionally, cache simulations are employed to tune the cache hierarchy. In this paper we propose a simple yet effective loop profiler directed methodology for instruction cache hierarchy optimization. The proposed methodology utilizes the loop characteristics of the application which are readily available from the compiler making it easy to adopt the methodology in an existing design flow.

Details

Item Type Conference or Workshop Items (Paper)
CreatorsVivekanandarajah, K., Srikanthan, T. and Clarke, C. T.
DOI10.1109/ISVLSI.2006.75
DepartmentsFaculty of Engineering & Design > Electronic & Electrical Engineering
RefereedNo
StatusPublished
ID Code5759

Export

Actions (login required)

View Item