Research

Realisation of a simple high-value grounded linear resistance in CMOS technology


Reference:

Taylor, J., Langlois, P. and Demosthenous, A., 2005. Realisation of a simple high-value grounded linear resistance in CMOS technology. In: Proc 2005 European Solid State Circuits, 2005-01-01, Grenoble.

Related documents:

This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below.

Details

Item Type Conference or Workshop Items (Paper)
CreatorsTaylor, J., Langlois, P. and Demosthenous, A.
DepartmentsFaculty of Engineering & Design > Electronic & Electrical Engineering
RefereedNo
StatusPublished
ID Code5845

Export

Actions (login required)

View Item