Elimination of sign precomputation in flat CORDIC


Suchitra, S., Sneha, S., Srikanthan, T. and Clarke, C., 2005. Elimination of sign precomputation in flat CORDIC. In: IEEE International Symposium on Circuits and Systems (ISCAS 2005), 2005-05-23 - 2005-05-26.

Related documents:

This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below.

Official URL:


Flat CORDIC, which was originally proposed to overcome the performance limitations of iterative CORDIC, suffers from the bottleneck of sign prediction prior to the start of computations. Also, this sign precomputation unit has poor scalability. We propose a method for totally eliminating this need for sign precomputation, by directly inferring the directions of rotation from the bipolar representation of the input angle. The proposed engine was implemented using 0.35 micron technology and the resource utilization is reported.


Item Type Conference or Workshop Items (Paper)
CreatorsSuchitra, S., Sneha, S., Srikanthan, T. and Clarke, C.
DepartmentsFaculty of Engineering & Design > Electronic & Electrical Engineering
ID Code5847


Actions (login required)

View Item