Research

Achieving hardware-efficient neural network based pattern recognition system through linear approximation


Reference:

Lam, S., Srikanthan, T., Clarke, C. and Low, H., 2004. Achieving hardware-efficient neural network based pattern recognition system through linear approximation. In: 38th Asilomar Conference on Signals, Systems and Computers, 2004-11-07 - 2004-11-10, California.

Related documents:

This repository does not currently have the full-text of this item.
You may be able to access a copy if URLs are provided below.

Official URL:

http://dx.doi.org/10.1109/ACSSC.2004.1399173

Abstract

The limitations of traditional computers and the advent of real-time applications dictate the need for a dedicated hardware to realize complex neural network models that are widely used in pattern recognition systems. It has been shown that the computational bottleneck of the neural network architecture lies in the activation function. In this paper, we present an area-time efficient neural network engine that employs linear approximation to reduce the computational complexity of the activation function. It is demonstrated that the approximation method can achieve a high degree of recognition accuracy by trading-off the number of recognizable patterns. Hardware implementation results show that the proposed method has approximately 42% performance gain over the previous implementation with a hardware reduction of 123K NAND gates. The approach in this paper lends well for low-cost and high-speed portable applications such as intelligent toys.

Details

Item Type Conference or Workshop Items (Paper)
CreatorsLam, S., Srikanthan, T., Clarke, C. and Low, H.
DOI10.1109/ACSSC.2004.1399173
DepartmentsFaculty of Engineering & Design > Electronic & Electrical Engineering
RefereedNo
StatusPublished
ID Code5953

Export

Actions (login required)

View Item